

Electrical Engineering Department University of Delaware  
Technical Report 92-3-1 March 1992

## **A Computer-Controlled LORAN-C Receiver for Precision Timekeeping**

David L. Mills

### **Abstract**

This report describes the design and construction of a specialized radio timing receiver for the LORAN-C radionavigation system. The computer-controlled receiver provides a precision frequency source of 5 MHz and submultiples, together with a precision timing source of 1-pulse/second synchronized to Coordinated Universal Time UTC(LORAN). It is intended as a laboratory monitor and comparator for precision timekeeping equipment, but also has applications as a precision clock and timing source for computer networks and in other applications requiring precision timekeeping with respect to UTC.

Keywords: precision time and time interval, LORAN-C, timing receiver, disciplined oscillator.

Sponsored by: Defense Advanced Research Projects Agency under NASA Ames Research Center contract number NAG 2-638 and National Science Foundation grant number NCR-89-13623.

## Table of Contents

1.	Introduction . . . . .	1
2.	LORAN-C System Operation . . . . .	3
2.1.	Signalling Characteristics . . . . .	4
2.2.	Establishing the Reference Epoch . . . . .	4
3.	System Design Description . . . . .	6
3.1.	Receiver and Preamplifier . . . . .	6
3.2.	Receiver Controller . . . . .	8
3.3.	System Timing and Sequencing . . . . .	10
3.4.	Analog System Simulation . . . . .	12
4.	Software Operations . . . . .	14
4.1.	Mode 1: Receiver Offset Calibration . . . . .	14
4.2.	Mode 2: Receiver Gain Calibration . . . . .	14
4.3.	Mode 3: Signal Level Calibration . . . . .	15
4.4.	Mode 4: Pulse-Group Search . . . . .	15
4.5.	Mode 5: Cycle Search . . . . .	16
4.6.	Mode 6: Phase Tracking . . . . .	17
4.7.	Auxiliary Functions . . . . .	17
5.	Performance Analysis . . . . .	19
5.1.	Small-Signal Analysis . . . . .	19
5.2.	Large-Signal Analysis . . . . .	20
5.3.	The Cycle Identification Problem . . . . .	21
6.	Operational Experience and Performance Evaluation . . . . .	22
6.1.	Initial Receiver Setup and Adjustment . . . . .	22
6.2.	Receiver Operation . . . . .	23
7.	Future Development . . . . .	26
8.	Acknowledgements . . . . .	26
9.	References . . . . .	27
	Appendix A. Host Computer Interface . . . . .	28
A.1.	Programming Registers . . . . .	28
A.1.1.	0300 AMD9513A Timing Generator (control) (TGC) and 0301 AMD9513A Timing Generator (data) (TGD) . . . . .	28
A.1.2.	0302 A/D Converter Buffer and Multiplexor Address (ADCBUF) . . . . .	28
A.1.3.	0303 A/D Converter Status and A/D Converter Start (ADCGO) . . . . .	29
A.1.4.	0304 D/A Converter A (DACA) and 0305 D/A Converter B (DACB) . . . . .	29
A.1.5.	0306 Pulse-Code Buffer (CODE) . . . . .	29
A.1.6.	0307 Parameter Buffer (PAR) . . . . .	29
A.2.	Timing Generator Operation . . . . .	30
A.2.1.	Counter 1 (P0, P1) . . . . .	30
A.2.2.	Counter 2 (GRI) . . . . .	31
A.2.3.	Counter 3 (PCX) . . . . .	31
A.2.4.	Counter 4 (STB) . . . . .	31
A.2.5.	Counter 5 (OUT) . . . . .	31
A.3.	Interface Connectors . . . . .	31
A.3.1.	J201 (ANT) Antenna/Preamplifier Input . . . . .	31

A.3.2.	J203 (5MHZ) Standard Frequency Output . . . . .	32
A.3.3.	J204 (S1) Q-Integrator Output . . . . .	32
A.3.4.	J205 (PCI) Envelope Gate Output . . . . .	32
A.3.5.	J206 (SIG) 100-kHz Signal Output . . . . .	32
A.3.6.	J301 (OUT) Counter/Timer Output . . . . .	32
	Appendix B. Program Listing . . . . .	33
	Appendix C. Schematic Drawings . . . . .	56

### List of Figures

Figure 1.	LORAN-C Timing Receiver . . . . .	2
Figure 2.	LORAN-C Group Repetition Interval . . . . .	3
Figure 3.	LORAN-C Pulse Coding . . . . .	3
Figure 4.	Master Autocorrelation Function . . . . .	4
Figure 5.	LORAN-C Signal . . . . .	4
Figure 6.	Receiver Block Diagram . . . . .	6
Figure 7.	Receiver Controller Block Diagram . . . . .	9
Figure 8.	Receiver Selectivity . . . . .	13
Figure 9.	Receiver Bandpass . . . . .	13
Figure 10.	Receiver Output . . . . .	13
Figure 11.	RMS Error Amplitude . . . . .	22
Figure 12.	Prototype Timing Errors . . . . .	24
Figure 13.	Prototype Frequency Errors . . . . .	24
Figure 14.	Austron Timing Errors . . . . .	24
Figure 15.	Austron Frequency Errors . . . . .	24
Figure A.1.	Receiver Controller Registers . . . . .	28